EDA Methodology Architect
NVIDIA
Get more Graphic Designer openings
A short daily email when similar roles appear in Santa Clara. No account needed.
NVIDIA's success builds on a foundation of industry leading hardware. We achieve distinction through extensive design optimization, including combining the best of external EDA with highly optimized, internal EDA tools. Our team develops these tools by fusing advances in parallel computing, machine learning, and specialized algorithms for VLSI design.
We are seeking a Senior P&R Methodology Architect to define and own the next generation RTL2GDS flow for advanced nodes (3nm and below) and high performance GPU, CPU and SoC designs. You should have deep, handsâon experience across the full RTL2GDS flow, with expertise in key stages such as RTL, DFT, synthesis, placement, optimization, CTS, routing, and signoff. Creativity and self-drive to explore is required. Our engineers enjoy unusually high intellectual freedom and the ability to explore broad roles. If you like to work across many technical areas and see your successes directly realized in the world's best AI hardware, it does not get any better than this!
What youâll be doing:
Working directly with core P&R engine developers to define realâworld optimization problems, shape requirements and roadmaps, and provide detailed feedback on engine behavior, QoR, and scalability.
Defining and rolling out nextâgen flows, including refactoring legacy flows and consolidating adâhoc solutions into scalable, maintainable frameworks used across multiple design teams.
Designing and running rigorous A/B and multiâvariant experiments to compare flows, engines, and tool settings. Developing Pythonâbased analytics and ML/GenAI techniques to mine large QoR datasets, recommend flow settings, and automate analysis.
Performing deep rootâcause analysis on QoR issues across engines, tools, and flows, and driving methodologies to resolve the âlong tailâ of timing closure and performance limiters.
Partnering with architecture, RTL, DFT, synthesis, physical design, power, signoff, and CAD/methodology teams as a key technical leader and bridge.
Driving aggressive PPA and schedule targets and the adoption of new tools and flows across the company.
What we need to see:
BS or MS in Electrical Engineering, Computer Engineering, Computer Science, or equivalent experience.
8+ years physical design experience, with deep expertise in industry standard tools like ICC2/Innovus, PrimeTime/Tempus, etc.
Extensive handsâon P&R experience taking complex blocks or chips to tapeâout with aggressive PPA targets.
Proven skills in Python, Perl, and TCL flow development.
Strong problemâsolving skills and selfâmotivation, demonstrated by simplifying complex, cluttered environments and modernizing legacy tools and processes.
Excellent communication and collaboration skills, with a track record of driving consensus and solving complex issues across distributed design, CAD, and R&D teams.
Ways to stand out from the crowd:
Experience collaborating with EDA or internal R&D teams on core engine development, coâdefining features, developing benchmarks and leading validation and deployment.
Expertise in designing and automating A/B tests and largeâscale regressions, and analyzing large QoR datasets to understand trends and drive rootâcause analysis.
Background in advancedânode and largeâscale designs with exposure to advancedânode challenges (DFM, variability, EM/IR, power integrity).
Handsâon experience applying AI/ML or GenAI to physical design, QoR analysis, or flow development will be a strong plus.
If working handsâon from early architecture and RTL through silicon, and serving as the connector between core developers, methodology teams, and users, excites you, we want to hear from you.
#LI-Hybrid
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.You will also be eligible for equity and benefits.
This posting is for an existing vacancy.Â
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.The average job posting receives 250 applications.
Stand out by tailoring your resume to this specific role. Our AI resume builder highlights the skills and experience that matter most to this employer.
More open roles at NVIDIA
Senior Manager, Network Automation and Intelligence Platforms
Santa Clara
C++ Software Engineer, Infrastructure Tools - New College Grad 2027
Santa Clara
ASIC Clocks Verification Engineer - New College Grad 2026
Santa Clara
Senior Deep Learning Software Engineer, Inference and Model Optimization
Santa Clara
Research Intern, World Models and Synthetic Data for Autonomous Driving - Summer 2027
Santa Clara
Director, Software Engineering â Cloud Compute and Infrastructure
Santa Clara
More graphic designer roles in Santa Clara
Hardware Design Validation Engineer - Memory Subsystem - New College Grad 2026
NVIDIA
GPU PCIe and Boot Architect - New College Grad 2027
NVIDIA
PCIe Design Verification Intern - Spring 2027
NVIDIA
Senior Applied Power Architect - GPU
NVIDIA
Design Systems Documentation Lead
ServiceNow
Mixed Signal Design Validation Engineer
NVIDIA