Timing Design Engineer

Apple

Melbourne, FLFull-timePosted 3h ago

Get more Administrative Assistant openings

A short daily email when similar roles appear in Melbourne. No account needed.

Apple is where individual imaginations come together, committing to the values that lead to great work. Every new product we build, service we create, or Apple Store experience we deliver is the result of us making each other's ideas stronger. That happens because every one of us shares a belief that we can make something wonderful and share it with the world, changing lives for the better. It's the diversity of our people and their thinking that encourages the innovation that runs through everything we do. When we bring everybody in, we can do the best work of our lives. Here, you'll do more than join something - you'll add something. Description As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC design in terms of timing. Key responsibilities include timing sign-off, STA and sign-off flow development, ownership of IP and block level timing constraints both for regular and custom timing requirements from synthesis to sign-off to achieve sign-off quality timing constraints. You will closely interact with RTL designer to understand design intent and clock structure, with CAD to understand and develop flow, and with Physical design team to close and sign-off timing. You will also come up with ideas and plans to verify your own timing constraints. You will innovate timing constraints and flow to facilitate timing closure and any potential pessimism or fall outs in timing analysis. Preferred Qualifications Proven knowledge of the ASIC design timing closure flow and methodology. 2+ years of experience in writing ASIC timing constraints and timing closure. Expertise in STA tools (Primetime) and flow, knowledge of timing corners/modes, process variations and signal integrity related issues. Hands on experience in timing/SDC constraints generation and management. Proficient in scripting languages (Tcl and Perl). Familiarity with synthesis, DFT and backend related methodology and tools. Strong communication skills are a pre-requisite - you will be collaborating with many diverse groups at Apple. The ideal candidate will be a self-starter and highly motivated to be successful at Apple. Minimum Qualifications BS degree in technical discipline with minimum 10 years of relevant experience.

The average job posting receives 250 applications.

Stand out by tailoring your resume to this specific role. Our AI resume builder highlights the skills and experience that matter most to this employer.

More administrative assistant roles in Melbourne

Frequently asked questions

Who is hiring for Timing Design Engineer at Apple?+
Apple is actively hiring for this Timing Design Engineer role. Click "Apply Now" to submit your application directly on Apple's careers page — Careeronaut doesn't charge employers or candidates for referrals.
When was this Timing Design Engineer role posted?+
This listing was first posted on 2026-09-19. We pull the latest copy from the source feed daily, and any role that's taken down gets removed from Careeronaut within seven days so you don't waste time on stale listings.
How should I apply to this Timing Design Engineer role?+
Start by tailoring your resume to the posting — most applicants send generic CVs and the first filter recruiters use is keyword relevance. Careeronaut's AI does this automatically: paste the job description, get a matched resume in under a minute, and download as PDF or DOCX.
Where can I find more Administrative Assistant jobs in Melbourne?+
Browse all open administrative assistant roles in Melbourne on the listing pages linked below. You can filter by salary, remote-friendly, and posting date.