ASIC Design Engineer - Cache Controller
Apple
Santa Clara, Santa Clara County$191,600 - $191,600 est.Full-timePosted 7h ago
Apple is building the world’s fastest highly parallel mobile processing systems. Our high-bandwidth multi-client memory subsystems are blazing new territory with every generation. As we increase levels of parallelism, bandwidth and capacity, we are presented with design challenges exacerbated by clients with varying but simultaneous needs such as real-time, low latency, and high-bandwidth. In this role, you will work on crafting special purpose cache and controller which is part and parcel of t…
The average job posting receives 250 applications.
Stand out by tailoring your resume to this specific role. Our AI resume builder highlights the skills and experience that matter most to this employer.
More open roles at Apple
Explore related listings
Frequently asked questions
Who is hiring for ASIC Design Engineer - Cache Controller at Apple?+
Apple is actively hiring for this ASIC Design Engineer - Cache Controller role. Click "Apply Now" to submit your application directly on Apple's careers page — Careeronaut doesn't charge employers or candidates for referrals.
When was this ASIC Design Engineer - Cache Controller role posted?+
This listing was first posted on 2026-05-13. We pull the latest copy from the source feed daily, and any role that's taken down gets removed from Careeronaut within seven days so you don't waste time on stale listings.
How should I apply to this ASIC Design Engineer - Cache Controller role?+
Start by tailoring your resume to the posting — most applicants send generic CVs and the first filter recruiters use is keyword relevance. Careeronaut's AI does this automatically: paste the job description, get a matched resume in under a minute, and download as PDF or DOCX.
Where can I find more Controller jobs in Santa Clara?+
Browse all open controller roles in Santa Clara on the listing pages linked below. You can filter by salary, remote-friendly, and posting date.